|
EDO DRAM (Extended Data Output DRAM) |
|||
| Manufacturer: | many | Speed: | 70-50ns |
| Year Introduced: | 1995 | Frequency: | 33-75MHz |
| Burst Timing: | 5-2-2-2 | Pins: | 72 |
| Voltage: | 3.3-5.0v | Bandwidth: | 266MBs |
|
Extended Data Output Dynamic Random Access Memory (DRAM) is an improvement over Fast Page Mode design, and used in Non-Parity configurations in PentiumŪ machines or higher. If supported by your motherboard, EDO shortens the Read cycle between the Memory and the Central Processing Unit, thereby dramatically increasing throughput. EDO chips allow the Central Processing Unit to access Memory 10 to 20 percent faster. EDO DRAMs hold the data valid even after the signal that "strobes" the column address goes inactive. This allows faster Central Processing Unit's to manage time more efficiently; i.e., while the EDO DRAM is retrieving an instruction for the microprocessor, the Central Processing Unit can perform other tasks without concern that the data become invalid. Do not use EDO in systems that don't support it, or mix EDO with Fast Page Mode as serious problems result. ![]() | |||